

# Novel Photodefined Polymer-Clad Through-Silicon Via Technology Integrated With Endpoint Detection Using Optical Emission Spectroscopy

Paragkumar A. Thadesar<sup>1</sup>, Ja Myung Gu<sup>2</sup>, Ashish Dembla<sup>1</sup>, Sang Jeon Hong<sup>2</sup>, Gary S. May<sup>1</sup> and Muhannad S. Bakir\*<sup>1</sup>

<sup>1</sup>School of Electrical and Computer Engineering, Georgia Institute of Technology, USA

<sup>2</sup>Department of Electronic Engineering, Myongji University, Korea

\*Email: muhannad.bakir@mirc.gatech.edu

**Abstract**—Silicon interposers with through-silicon vias (TSVs) have been widely explored to obtain high density and high bandwidth communication between chips. To reduce TSV electrical loss and stress, novel photodefined polymer-clad TSVs are fabricated. Moreover, to reduce via under or over etching during TSV fabrication and accurately predict the endpoint for TSV etching, a hybrid partial least squares-support vector machine (PLS-SVM) model of optical emission spectroscopy (OES) data is successfully demonstrated. Accurate endpoint detection results are shown for 80  $\mu\text{m}$  diameter TSVs.

**Keywords**—3D integration; TSV; SU-8 cladding; optical emission spectroscopy; endpoint detection for Si DRIE etch

## I. INTRODUCTION

The system performance gains from device scaling have been abating due to a host of challenges, including the slower rate of development in silicon ancillary technologies [1]. Moreover, the transition to multicore microprocessors has exacerbated the demand for off-chip bandwidth. These challenges have created a need for disruptive interconnect and packaging technologies to improve system performance. Silicon interposers with through-silicon vias (TSVs) and high density metallization have been widely explored as a novel system interconnect platform capable of providing high bandwidth-density communication between chips [2, 3]. However, there are electrical, thermomechanical and fabrication related challenges for TSVs in silicon interposers, including:

- Increasing the thickness of a silicon interposer minimizes warpage of large area interposers and possibly eases the assembly process, but it increases TSV length, leading to an increase in TSV capacitance and RF losses [4-6].
- Owing to the coefficient of thermal expansion (CTE) mismatch between the copper TSV and silicon, thermomechanical stress can be exerted on the TSVs, resulting in TSV reliability challenges [7].
- In TSV fabrication based on the Bosch process [8], either blind vias can be etched first in silicon followed by back side silicon polishing or vias can be etched through the entire thickness of silicon with a silicon dioxide layer at the base of the vias. In this paper, we focus on the latter approach. However, while implementing this approach, any changes to the process conditions result in run-to-run

variations in etch rate leading to over or under etching of the vias for a fixed number of process cycles.

To address the electrical and thermomechanical challenges for TSVs in silicon interposers, novel polymer-clad TSVs were fabricated with a photodefined dielectric (polymer) liner [9], as shown in Fig. 1. Multilevel metallization can be built over the interposer with the novel TSVs and multiple chips can be interconnected atop the interposer. As the thickness of the TSV dielectric liner increases, TSV capacitance and RF losses decrease [10]. Additionally, a reduction in TSV stress can be attained using the polymer liner material [11, 12].




Fig. 1. Silicon interposer featuring polymer-clad TSVs and multiple interconnected chips with fine pitch multilevel metallization.

Moreover, to avoid via over or under etch and to control the critical dimensions of the TSVs by accurately predicting the endpoint for TSV etching, optical emission spectroscopy (OES) was used to monitor *in-situ* plasma process condition. The acquired OES data was analyzed using partial least squares (PLS) and support vector machines (SVM) [13, 14] to establish predictive endpoint detection models.

## II. POLYMER-CLAD TSVS

Prior efforts in the fabrication of TSV polymer liners involved vapor deposition of polymer [15], polymer filling in circular trenches [16], laser ablation of polymer-filled vias [17], and photodefinition of polymer-filled vias with a

temporary release film [18]. This paper describes the fabrication of polymer-clad TSVs using photodefinition of polymer-filled vias with a mesh [19] at the base of the vias. SU-8 was used in this work since the high aspect-ratio photodefinition of SU-8 is a well-established process [20]. Investigation of other polymer materials is work in progress. To better illustrate the differences between the competing TSV liner fabrication techniques, Table 1 summarizes the benefits and limitations of each approach.

Table 1. Comparison of TSV liner fabrication methods.

	Principle	Benefit	Limitation
<b>Silicon Dioxide</b>	Thermal oxidation or PECVD	Easy for manufacturing	Limited cladding thickness
<b>Vapor Deposition [15]</b>	Deposition of parylene	Deposition at room temperature	Limited cladding thickness
<b>Trench Polymer Filling [16]</b>	Trench polymer filling followed by silicon etching	Wide selection of polymers is available	Filling in high aspect-ratio vias may be difficult
<b>Laser Ablation [17]</b>	Serial ablation of polymer filled in vias	Panel-scale fabrication possible	Serial process and precision of ablation
<b>Photo-definition</b>	Photodefinition of polymer-filled vias	Knowledge of high aspect-ratio photodefinition easily available in literature	Limited selection of high aspect-ratio photodefinable materials

As shown in Fig. 2, to fabricate the polymer-clad TSVs, a silicon dioxide layer was first deposited on one surface of a silicon wafer, followed by anisotropic etching of vias using the Bosch process. Next, a set of micro-vias (i.e. mesh pattern [19]) was etched in the silicon dioxide layer underneath the etched vias. Once the mesh was etched, SU-8 was coated to fill the etched vias followed by soft bake. The presence of mesh helps obtain void-free filling of SU-8 in the vias. Minor SU-8 leakage was observed from the mesh after soft bake. Next, ultraviolet (UV) exposure, post exposure bake, SU-8 development, and isopropanol clean were performed, yielding vias with thick cladding. Once the cladding was fabricated, titanium and copper seed layers were deposited over the silicon dioxide end of the wafer, followed by pinch-off of the fabricated silicon dioxide mesh with copper electroplating. Next, bottom-up copper electroplating was performed followed by chemical mechanical polishing (CMP) to remove overburden copper.

Using this fabrication process, 390  $\mu\text{m}$  tall and 80  $\mu\text{m}$  diameter copper vias on a 250  $\mu\text{m}$  pitch were fabricated; the SU-8 cladding was 20  $\mu\text{m}$  thick, as shown in Fig. 3(a). Void-free copper electroplating was obtained, as shown in the x-ray image (Fig. 3(b)) of the fabricated polymer-clad TSVs. Resistance of the fabricated TSVs was measured using the four-point method. The average measured value of 20 different TSVs was 2.81 m $\Omega$ . The deposition of barrier and adhesion layers over TSV sidewalls has been commonly demonstrated in literature for the conventional TSVs

fabricated using superfill electroplating [21]; it can be adopted in the proposed polymer-clad TSVs.




Fig. 2. Fabrication process for polymer-clad TSVs.




Fig. 3. (a) Top view and (b) x-ray image of 390  $\mu\text{m}$  tall polymer-clad TSVs with 80  $\mu\text{m}$  diameter copper vias surrounded by a 20  $\mu\text{m}$  thick polymer cladding on a 250  $\mu\text{m}$  pitch.

### III. ENDPOINT DETECTION USING OES

For TSV fabrication using the Bosch process, vias are first etched through the silicon wafer to leave behind an oxide layer at the base of the vias. When the oxide layer at the base is reached while etching, positive ion accumulation occurs over the oxide. Consequently, the incoming positive ion flux is repelled from the accumulated ion layer and starts attacking the lower part of the via sidewall, resulting in notching at the base of the vias [8]. Fig. 4 shows an image of over etched 300  $\mu\text{m}$  tall and 120  $\mu\text{m}$  diameter vias on a 250  $\mu\text{m}$  pitch. In order to avoid via over or under etch and thereby control the critical dimensions of TSVs, it is of significant importance to predict the endpoint during etching.




Fig. 4. Over etched 120  $\mu\text{m}$  diameter TSVs.

Endpoint detection has been widely explored for the etching of various materials such as polymer films using Langmuir probe [22], blanket polysilicon using laser interferometry [23], and chrome dry-etching using RF sensor [24]. However, for silicon etching using the Bosch process, it is difficult to predict the endpoint since the Bosch process has time division multiplexed (TDM) etch and passivation cycles. R. Westerman et al. [25] demonstrated endpoint detection for the Bosch process silicon etching in a silicon-on-insulator (SOI) wafer by implementing an envelope follower algorithm using OES. However, the signals for demonstrating the envelope follower algorithm used both passivation and etch steps. Consequently, the envelope follower algorithm is influenced by the passivation step, where  $\text{SiF}_x$  intensity includes carbon noise from  $\text{C}_4\text{F}_8$  (the passivation gas).

In contrast to past work in OES, this paper proposes a hybrid partial least squares-support vector machine (PLS-SVM) model of the OES data, as shown in Fig. 5, and successfully demonstrates the endpoint detection of 80  $\mu\text{m}$  diameter TSVs with low open area. In this approach, only the etch step is used for endpoint detection, excluding the influence of the passivation step. Moreover, this approach specifically uses the SVM classification algorithm to accurately classify the signals before and after the endpoint. The steps of the proposed model in Fig. 5 are described as follows:

**Step 1:** An optical emission sensor was mounted on top of the process chamber of the STS inductively coupled plasma (ICP) system, as shown in Fig. 6. The acquired OES data was analyzed after TSV etching. To alleviate wafer-to-wafer thickness variation, the etching was performed on one half of a wafer first while keeping the other half of the wafer covered. Once the etching of the first half was completed and an endpoint was predicted, the second half was etched to confirm the accuracy of the hybrid PLS-SVM model.




Fig. 5. Flowchart of the proposed hybrid PLS-SVM model.






Fig. 6. Experimental setup for endpoint detection of TSVs using OES with the OES sensor mounted on top of ICP etching tool process chamber.

**Step 2:** As shown in Fig. 7, during the Bosch process, multiple optical emission wavelengths related to the  $\text{SiF}_x$  group were identified with reasonable emission intensity changes around the TSV endpoint. Seven different optical emission wavelengths related to the  $\text{SiF}_x$  group were selected for data analysis.




(a)




(b)

Fig. 7. (a) Passivation and etch step spectra for silicon etch process (the plasma emission spectra of both steps are different) and (b) Magnified image (green circle) of (a) (the selected  $SiF_x$  species in etch step during silicon etching).

**Steps 3 and 4:** To identify a useful region in the data, the  $SiF_x$  OES signal was filtered by a Savitzky-Golay smoothing filter [26] to eliminate noise from the  $SiF_x$  related peaks. As shown in Fig. 8, the result of the Savitzky-Golay smoothing filter was extracted using the mean value in each etch cycle in order to generate the representative values of  $SiF_x$  for all etch cycles.



(a)



(b)

Fig. 8. (a) Filtered  $SiF_x$  intensity using the Savitzky-Golay smoothing filter, and (b) Mean integrated values of  $SiF_x$  intensity during etch cycles.

**Step 5:** After filtering, PLS was applied to these representative values to generate an endpoint detection signal. PLS regression is based on principal component analysis (PCA) and is an extension of the NIPALS algorithm [27]. The main idea of PLS is to successively select directions of variation in the input data matrix that maximize the output variation that can be predicted. The input matrix is comprised of the generated mean representative value from seven  $SiF_x$  wavelengths, while the output matrix is constructed by the product of raw spectrum data and signal vectors around the endpoint. Once PLS was applied, the endpoint was apparent around 390<sup>th</sup> cycle for the 80  $\mu$ m diameter TSVs, as shown in Fig. 9.




Fig. 9. The generated endpoint signal for 80  $\mu$ m diameter TSVs from the first run of back-to-back etching using PLS

**Step 6:** Next, an SVM model was established to classify the etch data into two classes (before and after endpoint) by constructing an  $n$ -dimensional hyper-plane. As shown in Fig. 10, using the hybrid PLS-SVM model, an accurate endpoint (390<sup>th</sup> cycle) was computed from over etching of the first half of a wafer while keeping the other half of the wafer covered. The computed endpoint was applied during the etching of the second half of the wafer, while covering the first half. Table 2

illustrates the average via diameters after the etching of each half of the wafer. Accurate endpoint detection was obtained for the etched 80  $\mu\text{m}$  diameter TSVs. Fig. 11 illustrates bottom views and cross sectional views of the etched TSVs.




Fig. 10. (a) Endpoint prediction for 80  $\mu\text{m}$  diameter TSVs by applying SVM and (b) Endpoint detection at 390<sup>th</sup> cycle.

Table 2. TSV etching results.

TSV Diam. ( $\mu\text{m}$ )	Wafer Half	Process Cycle	Average diameter for 100 vias ( $\mu\text{m}$ )		Variations between the maximum and the minimum diameters ( $\mu\text{m}$ )	
			Top	Bottom	Top	Bottom
80	1 <sup>st</sup>	480	84.72	122.85	5.96	12.21
	2 <sup>nd</sup>	390	83.11	79.54	3.98	6.54





Fig. 11. (a) Bottom view, (b) Cross-sectional view of 80  $\mu\text{m}$  diameter TSVs after etching the first half of a wafer for 480 cycles, (c) Bottom view, and (d) Cross-sectional view of 80  $\mu\text{m}$  diameter TSVs after etching the second half of the wafer for 390 cycles as predicted endpoint.

#### IV. CONCLUSION

This paper demonstrates the fabrication of photodefined polymer-clad TSVs for improved electrical and mechanical performance. Moreover, this paper demonstrates an OES-based endpoint detection technique using a hybrid PLS-SVM model as a promising approach to control silicon via etching during the Bosch process etch and thereby obtain desired critical dimensions for TSVs.

#### ACKNOWLEDGMENT

The research described in this paper was partially funded by Semiconductor Research Corporation (SRC) [Contract number 2012-KJ-2256]. The authors are grateful to Enthone for providing the copper electroplating solutions and Cabot Microelectronics Corporation for providing the CMP slurry.

#### REFERENCES

- [1] M. S. Bakir and J. D. Meindl, *Integrated Interconnect Technologies for 3D Nano-electronic Systems*, Artech House, 2009.
- [2] J. U. Knickerbocker, P. S. Andry, B. Dang, R. Horton, C. Patel, R. Polastre, K. Sakuma, E. Sprogis, C. Tsang, B. Webb, and S. Wright, "3D silicon integration," in *Proc. 58th IEEE Electron. Comp. Tech. Conf. (ECTC)*, Lake Buena Vista, FL, USA, May 2008, pp. 538-543.
- [3] J. U. Knickerbocker, P. S. Andry, E. Colgan, B. Dang, T. Dickson, X. Gu, C. Haymes, C. Jahnes, Y. Liu, J. Maria, R. J. Polastre, C. K. Tsang, L. Turlapati, B. C. Webb, L. Wiggins and S. L. Wright, "2.5D and 3D technology challenges and test vehicle demonstrations," in *Proc. 62nd IEEE Electron. Comp. and Tech. Conf. (ECTC)*, San Diego, CA, USA, Jun. 2012, pp. 1068-1076.
- [4] M. Sunohara, H. Sakaguchi, A. Takano, R. Arai, K. Murayama, and M. Higashi, "Studies on electrical performance and thermal stress of a silicon interposer with TSVs," in *Proc. 60th IEEE Electron. Comp. Tech. Conf. (ECTC)*, Las Vegas, NV, USA, Jun. 2010, pp. 1088-1093.
- [5] J. S. Pak, C. Ryu, and J. Kim, "Electrical characterization of through silicon via (TSV) depending on structural and material parameters based on 3D full wave simulation," in *Proc. Int. Conf. on Electron. Mat. Pack. (EMAP)*, Daejeon, South Korea, Nov. 2007, pp. 1-6.
- [6] I. Ndip, B. Curran, K. Lobbicke, S. Guttowski, H. Reichl, K.-D. Lang, and H. Henke, "High-frequency modeling of TSVs for 3-d chip integration and silicon interposers considering skin-effect, dielectric quasi-TEM and slow-wave modes," *IEEE Trans. Comp. Pack. Manufac. Tech.*, vol. 1, no. 10, pp. 1627-1641, Oct. 2011.
- [7] X. Liu, Q. Chen, P. Dixit, R. Chatterjee, R. R. Tummala, and S. K. Sitaraman, "Failure mechanisms and optimum design for electroplated copper through-silicon vias (TSV)," in *Proc. 59th IEEE Electron. Comp. and Tech. Conf. (ECTC)*, San Diego, CA, USA, May 2009, pp. 624-629.

- [8] B. Wu, A. Kumar, and S. Pamarthy, "High aspect ratio silicon etch: A review," *Journal of Applied Physics*, vol. 108, no. 5, pp. 051101-1-051101-20, Sep. 2010.
- [9] P. A. Thadesar and M. S. Bakir, "Silicon interposer featuring novel electrical and optical TSVs," in *Proc. ASME Int. Mech. Eng. Cong. Exp. (IMECE)*, Houston, FL, USA, Nov. 2012.
- [10] Y. -J. Chang, T. -Y. Zheng, H. -H. Chuang, C. -D. Wang, P. -S. Chen, T. -Y. Kuo, C. -J. Zhan S. -H. Wu, W. -C. Lo, Y. -C. Lu, Y. -P. Chiou, and T. -L. Wu, "Low slow-wave effect and crosstalk for low-cost ABF-coated TSVs in 3-D IC interposer," in *Proc. 62<sup>nd</sup> IEEE Electron. Comp. and Tech. Conf. (ECTC)*, San Diego, CA, USA, Jun. 2012, pp. 1934-1938.
- [11] S.-K. Ryu, K.-H. Lu, X. Zhang, J.-H. Im, P. S. Ho, and R. Huang, "Impact of Near Surface Thermal Stresses on Interfacial Reliability of Through-Silicon-Vias for 3-D Interconnects," *IEEE Trans. Dev. Mat. Rel.*, vol. 11, no. 1, pp. 35-43, Mar. 2011.
- [12] Z. Chen, X. Song, and S. Liu, "Thermo-Mechanical Characterization of Copper Filled and Polymer Filled TSVs Considering Nonlinear Material Behaviors," in *Proc. 59th IEEE Electron. Comp. Tech. Conf. (ECTC)*, San Diego, CA, USA, May 2009, pp. 1374-1380.
- [13] W. Lindberg, J.-A. Persson and S. Wold, "Partial Least-Squares Method for Spectrofluorimetric Analysis of Mixtures of Humic Acid and Lignin Sulfonate," *Journal of Analytical Chemistry*, vol. 55, no. 4, pp. 643-648, Apr. 1983.
- [14] J. A. K. Suykens, J. Vandewalle, "Least Squares Support Vector Machine Classifiers," *Neural Processing Letters*, vol. 9, no. 3, pp. 293-300, Jun. 1999.
- [15] B. Majeed, N. P. Pham, D. S. Tezcan, and E. Beyne, "Parylene N as a Dielectric Material for Through Silicon Vias," in *Proc. IEEE Electron. Comp. Tech. Conf. (ECTC)*, Lake Buena Vista, FL, USA, May 2008, pp. 1556-1561.
- [16] D. S. Tezcan, F. Duval, H. Philipsen, O. Luhn, P. Soussan, and B. Swinnen, "Scalable Through Silicon Via With Polymer Deep Trench Isolation for 3D Wafer Level Packaging," in *Proc. IEEE Electron. Comp. Tech. Conf. (ECTC)*, San Diego, May 2009, pp. 1159-1164.
- [17] V. Sundaram, Q. Chen, Y. Suzuki, G. Kumar, L. Fuhan, and R. Tummala, "Low-Cost and Low-Loss 3D Silicon Interposer for High Bandwidth Logic-to-Memory Interconnections without TSV in the Logic IC," in *Proc. IEEE Electron. Comp. Tech. Conf. (ECTC)*, San Diego, Jun. 2012, pp. 292-297.
- [18] S. W. Ho, S. W. Yoon, Q. Zhou, K. Pasad, V. Kripesh, and J. H. Lau, "High RF performance TSV silicon carrier for high frequency application," in *Proc. 58th IEEE Electron. Comp. Tech. Conf. (ECTC)*, Lake Buena Vista, FL, USA, May 2008, pp. 1946-1952.
- [19] J.-H. Lai, H. S. Yang, H. Chen, C. R. King, J. Zaveri, R. Ravindran, and M. S. Bakir, "A mesh seed layer for improved through-silicon-via fabrication," *Journal of Micromech. Microeng.*, vol. 20, no. 2, pp. 1-6, Jan. 2010.
- [20] A. d. Campo and C. Greiner, "SU-8: a photoresist for high-aspect ratio and 3D submicron lithography," *Journal of Micromech. Microeng.*, vol. 17, no. 6, pp. R81-R95, May 2007.
- [21] M. Farooq, T. L. Graves-Abe, W. F. Landers, C. Kothandaraman, B. Himmel, P. Andry, C. K. Tsang, E. Sprogis, R. Volant, K. Petrarca, K. R. Winstel, J. Safran, T. D. Sullivan, F. Chen, M. J. Shapiro, R. Hannon, R. Liptak, D. Berger, and S. S. Iyer, "3D copper TSV integration, testing and reliability," in *Proc. IEEE Int. Elec. Dev. Meet. (IEDM)*, Washington, DC, USA, Dec. 2011, pp. 7.1.1-7.1.4.
- [22] R. M. de Castro, P. Verdonck, M. B. Pisani, R. D. Mansano, G. A. Cirino, H. S. Maciel, and M. Massi, "End-Point Detection of Polymer Etching Using Langmuir Probes," *IEEE Tran. Plasma Sci.*, vol. 28, no. 3, pp. 1043-1049, Jun. 2000.
- [23] W. Wang, Z. Lan, W. Wu, and Y. Gong, "Optical interferometry end point detection for plasma etching," in *Proc. 8th Int. Conf. Electron. Meas. and Inst. (ICEMI)*, Xi'an, China, Aug. 2007, pp. 4-252-4-255.
- [24] H. Handa, S. Yamauchi, H. Maruyama, S. Ishimoto, M. Kosugi, and Y. Miyahara, "Process monitoring of chrome dry-etching with RF sensors for reticle production beyond 90-nm node," *23rd Annual BACUS Symposium on Photomask Technology*, Monterey, CA, USA, Sep. 2003, in *Proc. SPIE*, vol. 5256, pp. 85-92.
- [25] R. Westerman, D. Johnson, S. Lai, and M. Teixeira "Endpoint detection methods for time division multiplex etch process," *Micromachining and Microfabrication Process Technology XI*, Arlington, TX, USA, Jan. 2006, in *Proc. SPIE*, vol. 6109, pp. 6109011-6109011.
- [26] J. Serafinczuk, J. Pietrucha, G. Schroeder, and T. P. Gotszalk, "Thin film thickness determination using X-ray reflectivity and Savitzky-Golay algorithm," *Optica Applicata*, vol. 41, no. 2, pp. 315-322, Sep. 2011.
- [27] P. Geladi and B. R. Kowalski, "Partial Least-Squares Regression: A Tutorial," *Analytica Chimica Acta*, vol. 185, pp. 1-17, 1986.